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Abstract-An area-efficient and low-power low-noise 
amplifier with adjustable parameters for bio-potential recording 
applications is presented. This amplifier replaces traditional 
analog filters using large AC coupling capacitor with the 
proposed DC offset suppression block based on Differential 
Difference Amplifier (DDA) structure, which allows the system to 
obtain good high pass characterization without using any area­
consuming capacitors or resistors. It features configurable gain 
and bandwidth, which is suitable for various bio-potential 
applications and massive integration in biomedical devices. More 
than 90 dB DC offset suppression ratio is achieved in rejecting 
large DC offset and baseline drift that exist at the skin-electrode 
interface. The proposed bio-amplifier, designed in a 0.18 Jim 
CMOS process and occupies only 0.027 mm2 silicon area on chip, 
provides adjustable mid-band gain of 35.5/41.5/47.6/53.6 dB, 
tunable bandwidth from 0.01 Hz to 10 kHz. The back-annotated 
simulation results demonstrated the input-referred noise of 5.4 
flVrms over 0.01 Hz-I0 kHz and the total power dissipation 
consumed as low as 1.8 JlW at 1.2 V power supply. 
Keywords-bio-amplifier; bio-potential recording; DC offset; 
DDA; biosensor. 
I. INTRODUCTION 
Bio-amplifiers which are used to detect and amplify bio­
potential signals are crucial and important Front-End blocks of 
portable biomedical systems. Biomedical signals are usually 
characterized by their low amplitude and low frequency 
behavior. To cater the acquisitions of different types of bio­
potential signals, it is desirable have amplifiers to possess 
configurable gain as well as bandwidth. Moreover, to record 
neural signal from multiple sites simultaneously, one Front­
End chip may have hundreds of arrayed data acquisition 
channels, which dominate the chip area and power budget in 
current implementations [1], [2]. Future devices should target 
the integration of much more on-chip processing circuits then 
just single amplifier per channel [3] Furthermore, another 
critical problem facing integrated bio-amplifier is that of the 
large DC offset caused by the electrode interface, which may 
reach few hundreds of millivolts. In some cases, large area­
consuming capacitors and resistors were employed to remove 
the DC offset, thus restricting integration of the amplifier in 
large quantity (e.g. implantable multichannel neural recording 
systems). Therefore, the power, noise, size, DC offset as well 
as configurable structure are the major problems faced by high 
performance bio-amplifier design. 
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Although a significant amount of research has been devoted 
to address the above challenges, only a few reported designs 
meet the DC cancellation, power and size requirements for 
integration in a single front-end chip. Among the DC 
suppression schemes, capacitor feedback network with AC 
coupling of input devices to block the DC offset is popular in 
previous designs [4], [5], [10-12]. The main drawbacks of this 
capacitors AC coupling approach are degraded input-referred 
noise, lowered the input impedance of the amplifier, and 
caused possible mismatch in passive input devices. More 
significantly, this configuration requires very large capacitors 
which occupy considerable chip area to achieve satisfactory 
gains. Chopper stabilization scheme is also a creditable 
technique to obtain high noise performance and DC offset 
rejection [6], but it consumes more power as the circuit is 
working in the chopping frequency and additional circuitries 
like modulator and clock generator are needed. Another 
important technique is to employ MOS-bipolar pseudo-resistor 
element in parallel with a capacitive feedback to provide a low 
frequency. However, the MOS-bipolar resistance between 
input and output is highly dependent on the large output signal 
level, which results in distortion [2]. The forward DC 
cancellation scheme based on MOS pseudo-resistor can be 
utilized to create an RC high pass filter [7]. The amplifier can 
achieve DC offset rejection as well as small size without large 
passive devices. However, the amplifier works in the open-loop 
mode in the midband, and the gain suffered from the variation 
of the open-loop gain of low noise amplifier, which would be 
more severe in multichannel applications. 
This paper try to design an amplifier that combines the new 
DC offset suppression scheme to the Differential Difference 
Amplifier (DDA) structure avoid using any input large AC 
coupling capacitors to achieve low cutoff frequency, good 
system linearity as well as compacted chip size. The amplifier 
is also optimized for low power, low noise, and with a tunable 
gain/bandwidth. 
II. CIRCUIT IMPLEMENTA TION 
Fig. 1 shows the schematic of the proposed bio-amplifier 
which consists of a low-noise DDA, bandwidth (BW) and gain 
tuning blocks. The DC offset suppression is implemented in the 
BW block by adopting diode-connected MOS pseudo-resistors 
(M1 and M2) at the input of DDA along with the input PMOS 
gate capacitor (Cg) to create an RC high pass filter first 
introduced in [7]. Its time constant sets the low 3-dB cutoff 
frequency of the bio-amplifier. The midband gain of the bio­
amplifier equals the ratio of resistors in the feedback network. 
This negative feedback loop senses the reference voltage at 
node (Vref) and provides a stable common mode voltage for 
output of the bio-amplifier, which makes this structure more 
robust. 
Vin 
Vou! 
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Fig. l Schematic of the proposed bio-amplifier. 
A. DC Offset Suppression Scheme 
The basic principle of this DC offset suppression scheme is 
mainly based on the two signal paths to the input terminal V pp 
and Vpn of DDA in Fig. 1, where the amplitude and phase 
characteristics through each path are the same for DC but 
different for the AC signal. DC offset would be suppression by 
subtracting between the positive terminal (V pp) and negative 
terminal (Vpn) while the signal would not (see Fig. 2). In this 
design, subthreshold biased MOS transistors Ml and M2 along 
with the parasitic capacitors of the negative terminal of the 
DDA provide a low frequency pole which result in a large time 
constant T. 
Amplitude 
LL 
DC! ro Frequency 
Vin + 
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VX""L VY 
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Fig. 2 Subtracting the DC component from the amplifier input yields a DC 
offset suppression circuit. 
From Fig. 2, the transfer function of the bio-amplifier can 
be given by 
He ) 
sr Ao 
S 
= sr+l . l+AoR(S) , (1) 
where Ao is the open-loop gain of the DDA, R(s) is the gain 
function of resistors feedback network. The transfer function 
yields a lower cutoff frequency of 
f-3dB low-cutoff= 1/211T , (2) 
where T = RpCg, Rp is the resistance of MOS-bipolar pseudo­
resistor provided by transistors Ml and M2 and Cg is the 
parasitic capacitor of input transistor in DDA. Equation (2) 
denotes the associated low-frequency cutoff. It should be 
noted that the DC voltage across Ml and M2 is maintained at 
approximately the same value since there is no DC path 
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between them and they are only connected with the gate 
capacitor of the input transistor in DDA input stage. Hence, 
the design can achieve good system linearity. 
B. Differential Difference Amplifier (DDA) 
The DDA is a continue-time five-terminal operational 
amplifier structure with four multi-input terminals [8]. Fig. 3 
shows the simplified schematic of proposed DDA, which 
consists of biasing stage, current-mirror OT A stage and gain 
operational amplifier stage. The open-loop relationship 
between input and output is expressed as 
(3) 
where Ao is the open-loop gain of the DDA. Suppose the DDA 
has infinite open-loop gain, and then the differential voltage of 
the two input ports become equal, i.e. 
(4) 
In order to reduce noise and power consumption, PMOS 
transistors with larger sizes and working in the subthreshold 
region of the input stage are used in this amplifier design. It 
obtains larger gm value and achieves low frequency flicker 
noise. 
Fig. 3 Schematic of the proposed DDA. 
C. Gain and Bandwidth Tuning 
The midband closed loop gain of the bio-amplifier Av is 
determined by the resistors feedback configuration as shown in 
Fig.l and according to equations (3) and (4), the closed-loop 
gain expression is given by, 
Av = 1 + 
Rg 
• Rf 
(5) 
Therefore, the midband gain of the bio-amplifier can be 
adjusted by the external control bits SI and SO which select 
different values of the feedback resistor Rf array. 
For tunable low cutoff frequency, voltage-controlled MOS 
transistors (Ml and M2) working in subthreshold region are 
adopted, which can permit low-frequency cutoff tuning by 
external voltage Vb in Fig.I. The drain current of Ml and M2 
can be found from [9]: 
I b=�lemv:;:- 1-e-v:r 
Vgs-Vth [ -VdS ] 
su L t , 
(6) 
h I XD k2/V v: kT d " . h w ere 0 = q nnpoe T ,  T = - an Yth IS t e q 
threshold voltage of MOS transistor, and index n is the 
subthreshold swing factor. The drain current passes through 
the diode-connected Ml and M2 with large L is relatively 
small, which yields a relatively large resistor (1014 - 101612) 
since the current is pretty weak. By varying external control 
voltage Vb, Isub and hence the equivalent resistance, a tunable 
low-cutoff frequency can be achieved. 
D. Noise Analysis 
Flicker noise and thermal noise in the circuit will degrade 
significantly the signal to noise ratio (SNR) in the bio-potential 
recording. The equivalent input-referred noise model of the 
proposed bio-amplifier is given by 
VL�,total = V;,DDA / A� + 4kT Reqm 'l1f , (7) 
where V;,DDA is the output noise power of DDA, Reqm is the 
equivalent resistor of MaS-bipolar transistors Ml and M2 and 
I1f is the recording bandwidth. The total system noise is also 
related to the recording bandwidth. 1If noise is dominant for 
low bandwidth, while the thermal noise becomes dominant as 
the bandwidth increases. Therefore, the bio-amplifier is 
designed such that its high pass performance could generate a 
low 1If noise. In this design, large area of the PMOS transistors 
are used in the differential input stage of the DDA which can 
decrease flicker noise effects as well as increasing the parasitic 
capacitor for the low cutoff frequency pole. 
III. SIMULATION RESULTS 
The compacted low-power bio-amplifier is designed in 0.18 
/lm standard CMOS process. It occupies only 0.027 mm2 (200 
/lm by 135 /lm) of the chip area and dissipates around 1.5 /lA 
from 1.2 V power supply with the largest bandwidth settings. 
All the results presented below are based on the back-annotated 
simulation with HSPICE. 
A. DC Offset Suppression 
The AC response of this bio-amplifier is shown in Fig. 4. It 
exhibits passband from 0.01 Hz to 10 kHz with a gain of 35.5 
dB. The DC offset suppression ratio of the bio-amplifier is 
about 90.2 dB. 
B. Close-Loop Gain 
Fig. 5 shows the close-loop gains of the bio-amplifier 
selectable by the 2-bit digitally control signal. The figure 
shows the gain changed by varying the two bits-S 1 SO. The four 
combinations of S ISO can set the midband gain to 35.5 dB, 
41.5 dB, 47.6 dB and 53.6 dB. 
C. Low-cutoff Frequency 
The bio-amplifier frequency response with tunable low­
cutoff frequency is shown in Fig. 6. The gain of the bio­
amplifier is set to 35.5 dB and the results show that when 
control voltage Vb is changed from 0.6 V to 0.1 V, the low­
cutoff frequency changes from 0.01 Hz to 250 Hz. Fine-tuning 
the low cutoff frequency is expected to obtain by external 
controlled voltage Vb if frequency drift is caused by process 
variation or mismatch among the different channels. 
D. Noise Performance 
The equivalent input-referred noise density in the 
frequency range of 0.01 Hz up to 10 kHz is shown in Fig. 7. 
Integration under this curve from 0.01 Hz to 10 kHz yields a 
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total Root Mean Square (RMS) of input-referred noise voltage 
about 5.4 f.lVrms. 
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Fig. 4 AC response of the bio-amplifier. 
Fig. 5 Close-loop gain set of the bio-amplifier. 
Fig. 6 Low-cutoff frequecy set of the bio-amplifier. 
,,' 
Frequency Ig(Hz) 
Fig. 7 Input-referred noise of the bio-amplifier. 
,,' 
Noise Efficiency Factor (NEF) is used to compare different 
low noise bio-amplifier architectures. It is basically a figure of 
merit based on power-noise trade-off. NEF is defined as: 
N E F = Vin,rms 
2ltotal (8) rrVr4kT'BW ' 
TABLE I PERFOMANCE SUMMARY AND COMPARISON WITH OTHER BIO-AMPLIFIER 
Parameter EMBS TBCAS JEASTICAS TBCAS TCAS This work* [7]12006 [4]12007 [10]12011 [11]12011 [12]12013 
Technology (J.lm) 1.5 0.5 0.13 0.18 0.18 0.18 
DC Offset Suppression (No Cap.) DC Cap. AC Cap. AC Cap. AC Cap. AC (No Cap.) DC 
Technology coupling/81.5dB coupling coupling coupling coupling coupling/90.2dB 
Supply Voltage (V) NA 2.8 1.5 1.8 1.8 1.2 
Power (J.lW) 25" 7.56 1.5 7.92 11 1.8 
Tuning of Gain (dB) 43.5 40.85 37 39.4 48/60 35.5/41.5/47.6/53.6 
Tuning of low cutoff <1m 45 5 10 0.03- 1m-250 frequency (Hz) 0.29/9 
Tuning of high cutoff 
5k 5.32k 7k 7.2k 0.3-900 10k 
frequency (Hz) 
Input-Referred Noise 3.66 3.06 5.5 3.5 5 5.4 
(J.lV) (I-10kHz) (I0-98kHz) (5-7kHz) (1O-100kHz) (I-8kHz) (O.01-lOkHz) 
NEF 6.74� 2.67 2.58 3.35 4.6 2.6 
Chip Area (mmL) 0.05 0.16 0.13 0.0625 0.065 0.027 
#"caculated by author. Ref. [7] mdlcated that the current consumpuon IS 22/lA WIth 1.5 /lm CMOS process. 
'back-annotated simulation results. 
where Vin,rms is the RMS of input-referred noise voltage, k is 
the Boltzmann constant, T is the absolute temperature, VT is 
the thermal voltage (0.026 V@300 K), BW is the -3 dB 
bandwidth and [total is the total supply current of the bio­
amplifier. The NEF of this design is determined to be 2.6, 
which is competitive compared with other designs [4], [7], [l0-
12]. 
Table I summarizes the performance of this work as 
compared to state-of-the-art designs. By carefully engineering 
the system architecture and employing new DC offset 
sup�ression techniques, the area of the bio-amplifier is 0.027 
mm and the power consumption is only 1.8 J.lW with good 
noise and DC offset suppression performance. 
I. CONCLUSION 
A low power fully integrated bio-potential amplifier with 
DC suppression scheme has been presented. The robust 
topology based on DDA structure and the use of pseudo­
resistors provides stable close-loop gain as well as a low cutoff 
frequency of millihertz. The new DC cancellation scheme 
provides about 90 dB offset suppression which avoids 
employing area-consuming capacitors or resistors compared to 
previous designs. This addresses the typical restricted power 
and size budget in massive integration in medical devices and 
applications (eg. multi-site neural signal acquisitions). 
Moreover, this design consumes a power of 1.8 J.I W and 
achieves the total integrated input-referred noise of 5.4 J.I Vrms 
in the range of 0.01 Hz-lO kHz corresponding to 2.6 NEF, a 
tunable bandwidth from 0.01 Hz to 10 kHz and programmable 
gains 35.5/41.5/47.6/53.6 dB. The proposed bio-amplifier is 
expected to be applicable to the recording of various low 
frequency and low amplitude bio-potential signals. 
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